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puler, rather than perform all of these operations in the 
computer itself. Also, since a general purpose computer is 
czpable of performing many functions while, data is being 
received, it is generally desirable to be able to communi- 
cate with the computer and inform the latter only when 
data is ready to be tran 
‘US. CL 340-172.5 10 remainder of the time, 
Int. C1. G l l b  13/00 with other devices and 
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\ unit then acts as a data time compressor-and buffer as 10 well as a data interpreter. It is towards such a unit that 
the present invention is directed. 
Some of the problems encountered in prior art decoding 
type units are difficulties in sensing or detecting the SYNC 
word under adverse signal-to-noise (S/N) conditions, or 
due to irregular clock pulses supplied to the unit when the 
system is forced to re-synchronize every few seconds when 
a new telemetry burst is received. Many times, this prob- 
lem is not dealt with effectively when telemetry data is 
transmitted continuously rather than in short bursts since 
the sensing of every SYNC word is not so important. 
\ 
~ 
The invention described herein was made in the per- 
formance of work under a NASA contract and is subject 
to the provisions of Section 305 of the National Aero- 
nautics and Space Act of 1958, Public Law 85-568 (72 
Stat. 435; 42 U8C 2457). 
BACKGROUND OF THE INVENTION 
Field of the invention 
This invention generally relates to telemetry decoding 
circuitry, and, more particularly, to a unit for forming 
words of telemetry information to be supplied to a 
computer. 
Description of the prior art 
In telemetry applications, as well as in other data com- 
munication systems, communicated messages consist of a 
plurality of words, each comprising a plurality of binary 
signals or bits. Generally, and in telemetry applications in 
particular, each message includes a frame synchronization 
word, hereafter referred to as a SYNC word which con- 
sists of a known sequence of bits or code. The purpose of 
the SYNC word with the known code is to form a refer- 
ence for the receiving system, and therefrom relate which 
of the previously received bits form discrete words of the 
transmitted message. Generally, in telemetry applications, 
the received data is first supplied to a frequency modu- 
lation (FM) demodulator, wherein the beginning of the 
meaningful data is detected. Also, the demodulator gen- 
erally supplies to a data recovery bit synchronizer, the bits 
which are demodulated from the carrier frequency which 
are then shaped and used to generate a bit rate clock signal 
output along with the re-shaped bits. 
The received data is generally transferred to a general 
purpose computer wherein the data is processed in accord- 
ance with programs determined by the user. Since general 
purpose computers are capable of operating at speeds 
much higher than the rate at  which bits may be received, 
thereto, it is generally desirable to include a decoding and 
buffer network between the computer and the mlr demodu- 
lator and bit synchronizer which receives the data. The 
function of such a unit is generally to organize the received 
data in conjunction with a detected SYNC word into 
discrete words and prepare them for transfer to the com- 
- 
OBJECTS AND SUMMARY OF THE INVENTION 
Accordingly, it is a primary object of the present inven- 
tion to provide a new improved word forming unit for 
receiving telemetry data sent in short bursts and forming 
it for use by a computer with which the unit is associated. 
Another object of the present invention is to provide 
aRd improve a word forming unit in which the criteria for 
detecting a SYNC word are adjustable to compensate for 
And a further object of the present invention is to pro- 
vide an improved word forming unit which is protected 
from irregularly supplied clock pulses, so as to prevent 
the units and the computer associated therewith from mis- 
35 interpreting data supplied thereto, and filling available 
storage space in the computer with useless information. 
A further object of the present invention is to provide a 
word forming unit in which data is protected even under 
computer temporary hang-up causing a delay in the 
40 transfer of the data to the computer. 
Still a further object of the present invention is to pro- 
vide a new word forming unit utilizing standard commer- 
cial logic modules, capable of forming words from 
telemetry data received thereby, and transferring it to a 
45 computer, which is capable of operating in simultaneous 
conjunction with the unit of the present invention, as 
well as, with other peripheral equipment associated there- 
with. 
Thcse and other objects of the invention are achieved 
50 by providing a unit capable of receiving a signal, indi- 
cating the beginning of a time interval during which data 
received in an FM demodulator is to be transferred to the 
unit through a bit synchronizer. The unit includes a plu- 
rality of subunits, each performing a different function. 
55 The function of one subunit is to provide an indication 
to the computer upon the start of the telemetry interval 
during which data is supplied to a data register of the 
unit from the bit synchronizer. A bits-per-word counter 
is utilized to indicate at all times the number of bits trans- 
60 ferred to the data register since the last data transfer. 
The bits-per-word counter is reset each time, after reach- 
ing a count equal to the number of bits per word which 
are soon to be transmitted. 
In addition, comparing circuitry is employed in the 
65 unit to sense, each time a new bit is transferred to the 
data register, whether the content of the data register 
represents a preselectable SYNC word which is used to 
properly divide a previously received stream of bits into 
appropriate separate words. The comparing circuit is as- 
TO sociated with an error counting logic network, the func- 
tion of which is to indicate to the computer whether a 
frame SYNC word has been recognized or whether an 
30 varq ing signal-to-noise conditions. 
35 
40 
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error threshold level has been reached, indicating that the W12, the bits of words W13, W14 and W15 of message 
1 
of bits. WOFd is detected, the previously received data bits of 
Signals are also supplied through the unit to indicate mesage 1 can be divided into discrete groups Of eleven 
to the computer when the unit stores sufficient informa- ' bit$ to form the various data words of message 1. It is 
tion which is meaningful to the computer. Thereafter, thb basic function of the present invention to provide the 
when the computer is ready (but before the next data bit 
is received) it addresses the unit, enabling a plurality of 
gates through which the coEtent of the data register, the 
bits-per-word counter, the errors-per-word counter as well 
as an indication whether a SYNC word has been recog- 
nized, an indication of start or end of telemetry (when 
applicable) and an indication of correct word parity are 
transferred to the computer and stored therein. The com- l5 
parison operation, as well as, the other operations in the 
subunits are performed in a multi-phase clock sequence 
which is controlled by a selected number of high fre- 
quency clock pulses, generated each time a new bit is 
transferred to the data register from the bit synchronizer. 2 
The novel features that are considered characteristic 
of this invention are set forth with particularity in the 
appended claims. The invention will best be understood 
from the following description when read in connection 
with the accompanying drawings. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIGURE 1 is a simple diagram of a stream of bits, 
forming multiword messages, useful in explaining the 
present invention; 
FIGURE 2 is an overall simplified block diagram of 
the present invention; 
bits in the data register differ from the expected code of 
the frame SYNC by a selected adjustable given number 
be properly divided into discrete words Until the 
SW of message 1 is detected. Once such a 
1 
assumed to be associated, to indicate to the computer 
that the start of telemetry has k e n  detected and that data 
me bldlL 
or interrupt line to the computer with which the unit is 
L~jl~lllc;l, 
FIGURE 3 is a diagram of Pulses useful in explaining 
Of the pres- the enabling pulses between the 
ent invention and a computer, with which the unit is as- 
sumed to communicate; 
FIGURES 4 and 5 are partial block diagrams of the 
arrangements, shown in FIGURE 2; 
FIGURE 6 is a waveform diagram of pulses generated 
in the unit of the present invention; and 
cuit shown in FIGURE 2. 
is being transferred to the unit, so as to aIert tihe com- 
puter to prepare itself for data transmission in the near 
future. 
This signal on an interrupt line is designated by numeral 
20 in line a of FIGURE which is a diagram crf wave- 
forms of various signals which are either supplied by the 
or from the computer to the unit. The ,direction of the flow 
DESCRIPTION OF THE PREFERRED of the signals is indicated by the arrows on the right hand 
EMBODIMENTS side of FIGURE 3. Arrows pointing to  the right indi- 
In order to simplify the following description of the 43 Gate signals supplied to the computer, while those pointing 
present invention, reference is first made to FIGURE 1 to the left indicate signals supplied by the computer to the 
which is a simplified diagram of a stream of bits of the word fOmiog Unit. kl One aCtUd rdUCtiOn to practice, 
type which may ,be received in a receiver of a telemetry the VariOUS Signals employed in the Unit varied befiween 
system, after the removal of various carrier signals there- 0 and -6 volts, the zero (Q) inditcating a false (F) state, 
from. It is apprepiated by those familiar with the art, 5.0 while the -6 Volt indicates at true (T) state. As is seen 
that when data is telemetered from a source, such as a from line a of FIGURE 3, the signal on the interrupt line 
spacecraft to  a ground receiving station, the meaningful is supplied to the computer to indicate bhe sending of 
data, after the removal of various carrier signals, consists beginning of telemetry is a -6 Volt Or a T signal. 
of messages, each comprising a plurality of multibit As the start of telemetry signal is supplied by the FM 
words. The number of bits in each word is usually fixed. 55 demodulator to actuate start-of-telemetry logic unit 15, 
Since in such receiving systems, the data bits received stripped bids of data are supplied by the demodulator to 
may not necessarily start with the beginning of a par- the bit synchronizer 12, and therefrom to a data register 
ticular word in any of the messages, a frame SYNC word 22. Also, the bit synchronizer 112 supplies substantidy in 
containing a predetermined multibit code is included in synchronism with each data bit, the data bit clock pulse, 
each message. Upon detecting such SYNC word, the 60 hereafter referred to as a bit pulse. Such bit pulses are 
previously received stream of bits may be divided into often referred to by those familiar with the art of tele- 
discrete words in order to properly interpret the received metry as PCM clock pulses. Eaoh bit pulse is supplied 
data. Once a SYNC word is detected, the number of bits through a control unit 24 to a bits-per-word counter 25. 
received until the detection of a subsequent SYNC word The control unit 24 is controlled the start of telemetry 
is accurately monitored, to determine whether any mean- 65 logic unit 15, so that only after the sensing of the start 
ingful data bits have been lost in the transmission process. of telemetry by unit 15 is control unit 24 enabled to sup- 
The present invention will be described in conjunction ply the bit pulses to unit 25, wherein the pulses are count- 
with data words, each consisting of eleven bits, with each ed. The bits-per-word counter is operated to be reset to a 
message assumed to consist of sixteen words including a count of 1 by the receipt of a new bit pulse each time the 
SYNC word. In FIGURE 1, only a portion of a message 70 count herein reaches a n u d e r  equal to the bits-perword 
1 is diagrammed, while a message 2 is completely dia- of the data received thereby. 
grammed, shown including data words W1 through WlS, Thus in the present example, since each word is assumed 
followed by a SYNC word designated SW. It is appreci- to consist of 11 bits, the bits per-word counter 25 is reset 
ated, that if the beginning of the received data is in the after the count therein reaches 11. Also, in one embodi- 
middle of message such as, in the middle of data word 75 ment of the present invention, the data registqr 22 con: 
FIGURE 7 is a simple block diagram of a control C'- word forming unit of the present invention to the computer 
3.431,559 
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sists of 11 bits thereby having a capability of storing a 
complete word therein. In another embodiment, as will 
be described hereafter, the data register is capable of stor- 
ing an additional bit to prevent any bit loss, whenever 
the computer witih which the unit is associated is hung up 
and is incapable of receiving the data from the data reg- 
ister upon an appropriate command by the unit. 
As seen from FIGURE 2, the word #forming unit of 
the present invention includes a SYNC word compare 
unit 30 which is connected to the data register 23, as well 
as, to an error counter and SYNC word logic 32. Also, 
the unit includes a clock 39 which provides clock pulses 
at  a rate, much higher than the rate of the bit pulses sup- 
plied by the bit synchronizer. In one embodiment of the 
present invention, the period of each bit pulse from the 
synchronizer is at  least 200 microseconds in which case 
the period of each clock pulse interval from clock 39 is 
chosen to be equal to 2 microseconds. Therefore, in 
FIGURE 2, clock 39 is designated as a 500 kb./sec. 
clock. The output of clock 39 is connected to a counter 
and control unit 37, the output of which is connected to 
the SYNC word compare unit 30, as well as, to the data 
register 22. Unit 37 in turn is controlled by the output of 
control unit 24. 
After the sensing of the start of telemetry by logic unit 
.15, the ,counter and control unit 37 (in response to each 
bit pulse from synchronizer 12 is supplied through con- 
trol unit) are enabled to provide a string of high frequency 
pulses which are used to control the basic operation of 
the word fonming unit of the present invention, in a 
manner that will *be described hereinafter in greater de- 
tail. These pulses, for explanatory purposes, will be re- 
ferred to as the control pulses. 
In one embodiment of the invention, unit 37 is op- 
erated to provide a sequence of 14 control pulses in re- 
sponse to eaoh bit pulse supplied to the bits-per-word 
counter 25. Eleven of the fourteen control pulses are 
supplied to the SYNC ‘word compare unit 30 to sequea- 
tially compare each bit, stored in the data register with a 
preselected binary state, representing the code of the 
known SYNC word to be ‘detected and thereby compare 
the content of the eleven bits in the data register with the 
expected code of the SYNC word. Each bit in register 22 
is compared to determine its ]binary state. If its state 
matches that of the state of the corresponding bit in the 
code, forming the SYNC word, the absence of an error 
signal is supplied to logic unit 32. However, if the com- 
parison is negative, an error signal is supplied to logic 32 
wherein the errors are $counted in an error ‘counter which, 
with the logic associated therewith is adjusted to count up 
to a preselected maximum count. When this count is 
reached, a signal is provided on the number-of-errors 
limes 33 for subsequent transmittal to the computer. If 
however, after scanning or comparing ea& bit in the 
data register 22, the maximum count is not reached in 
error counter 32, thereby indicating that the bits in. the 
data register 22 are in binary states corresponding to the 
code of the SYNC word, a signal is supplied on a SYNC- 
wmd-recognized line 34, which may be thought of as 
comprising a second output line of logic 32. 
Logic 32 includes two additional output lines, desig- 
nated by numerals 35 and 36. Output line 34 provides a 
signal representing the absence of the recognition of the 
SYNC word, while output line 37 provides a signal indi- 
cating that all the bits in data register 22 have been com- 
pared and all the errors have been counted. The latter 
two output lines are supplied to a word-ready logic unit 
40, which is also supplied with a signal from the bits-per- 
word counter 25 whenever the count in the bits-per-word 
counter is a maximum, i.e. eleven (11) in the present ex- 
ample. ,Unit 40 has a word ready output line 42 on which 
a word ready signal is supplied to the computer whenever 
all the errors have been counted and the count in the bits- 
per-word counter 25 is 11 or a SYNC word has been rec- 
ognized by logic 32. The word ready signal is diagrammed 
6 
in line b of FIGURE 3 and is designated by a true signal 
44. The interrupt line is also sent to the computer when- 
ever the word ready signal is sent, except that the word 
ready signal by itself is sent for a start of telemetry indi- 
cation to the computer. 
Once the computer senses the signals on the interrupt 
line and word ready line, and is capable of interrupting 
any of the routines performed thereby, a word forming 
unit (WFU) enable signal is supplied by the computer to 
a control circuit 45 in the WFU of the present invention. 
The latter signal, is diagrammed on line c of FIGUJCE 3 
and is designated by numeral 46. Upon receiving signal 
46 from the computer, control circuit 45 returns a dropin 
pulse or signal 47 to the computer, to indicate that the en- 
15 abling signal 46 has been received. At the same time, the 
control circuit 45 provides enabling signals to a plurality 
of gates to enable the transmission of the content of the 
data register 22, the bits-per-word counter 25 and the 
signals on the SYNC word recognized line 34 and error 
20 lines 33 respectively to the computer. The signal gener- 
ated by control circuit 45 to open the plurality of gates 
is diagrammed in FIGURE 3 line e and is designated by 
the true signal 48. After the computer has received all the 
necessary information, a disconnect signal 49 is supplied 
25 by the computer to the WFU through control circuit 45. 
This signal closes the gates, as well as, resets signal 44 
representing the word ready signal to a zero (0) level, 
until a subsequent state in the word forming unit again 
provides a true signal on the word ready line. 
For a more complete description of the word forming 
unit of the present invention, reference is made to FIG- 
URES 4 and 5 which are more detailed block diagrams of 
circuits, shown in FIGURE 2. FIGURE 68 is a diagram 
of waveforms of signals which are useful in explaining the 
35 teachings disclosed herein. In FIGURE 4, the start of 
telemetry logic unit 15, the interrupt logic unit 17 and the 
control unit 24 are diagrammed in more detail, while in 
FIGURE 5 the rest of the circuitry of FIGURE 2 is 
shown in greater detail. As previously explained, the FM 
40 demodulator 10 provides the unit with a signal, indi- 
cating that a telemetry burst containing a sequence of 
data bits is being received. 
Assuming, that each telemetry burst consists of ap- 
proximately five messages, each of sixteen words, with 
45 eleven bits per word, for a total of 880 bits and that the 
bit rate is 4.4 kilobits (kb./sec.) +lo%, the unit of the 
present invention must be turned ON for a maximum of 
0.22 second. A timer (not shown) in the FM demodu- 
lator 10 keeps a pulse code modulation (PCM) status line 
50 ON or true for this time. Because the PCM status line can 
have a tendency to jitter at  the start of telemetry, many 
false start (and end) of telemetry signals might be sent 
to the computer which could conceivably fill up the com- 
puter’s available storage space for data if it answered all 
55 these incorrect interrupts. To prevent this, the PCM status 
line is not directly used by the WFU but is delayed by 200 
microseconds, before being sampled by the WFU. If the 
PCM status line is not still present 200 microseconds after 
its beginning, then the WFU will consider the signal a “jit- 
6o ter pulse” and ignore it. In FIGURE 4, numeral 56 rep- 
resents the PCM status line and numeral 62 represents a 
200 microsecond monostable ,multivibrator, both connect- 
ed to the S input of PCM enable flip-flop 40. When the 
PCM status line is true and remains so for 200 microsec- 
65 onds, FF 60 is set by the delayed pulse of unit 62 so that 
the S output thereof is true for 0.22 second, designated in 
FIGURE 4 by pulse 64. 
The comp!ement of signal 64, designated in FIGURE 
4 by numeral 65 is present on the reset (R) output of flip- 
T o  flop 60. As long as the R output of flip-flop 60 is false, 
assumed to be represented by a “0” volt level, it indicates 
that telemetry is ON, i.e. meaningful data is being re- 
ceived. In addition, the output of the demodulator 10 is 
supplied through a gate 66 operating as an inverter, as 
75 indicated by the “I” therein. The output of inverter 66, 
30 
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as well as the R output of flip-flop 60 are supplied to a 
reset (R) input of 60, so that at the end of 0.22 second 
the flip-flop is reset to indicate the end of telemetry. 
The R output of FF 60 is connec:ed to the S ingut 
of a start telemetry flip-flop 70, the R output of which is 
connected to one input of an OR gate 62. The positive ' 
leading edge of signal 65, occurring at the start of telem- 
etry delayed by 200 microseconds, sets flip-flop 70 so that 
the R output thereof switches from a negative to a posi- 
tive level, i.e. from a true to a false level as indicated 
by a positive leading edge of a pulse 72. When one of 
the inputs of gate 62 is false, i.e. its level is "0," the output 
of it is true as indicated by negative leading edge 73. This 
in turn causes the outputs of gate 74, operating as an in- 
verter, to provide a false output represented by numeral 
75 which is supplied to the S input of an interrupt line 
flipflop 78. When the S input of flip-flop 78 i s  false, Le. 
its level goes through a positive-going transition, the R 
output thereof changes to false as indicated by leading 
edge pulse 79. Pulse 79 is supplied to the input of an in- 
verter 80. Its outnu1 is therefore true or at -6 volt level 
may be thought of as compr&g the counter and control 
unit 37, shown in FIGURE 2. 
Briefly, the true output of gate 94 represented by pulse 
95, when supplied to gate 100 (FIGURE 5) enables the 
gate so that pulses from clock 35 may he supplied there- 
through to the counter 102. Also, the true level of pulse 
95 is supplied to the counter 102 (FIGURE 5) to enable 
the flip-flops (not shown) therein to respond to the high 
frequency pulses supplied thereto from the clock 35. The 
period of each square wave pulse from clock 35 is 2 
microseconds. As the counter counts up the high fre- 
quency puis-s supplied thereto, the state of each of the 
flip-flops of the counter is supplied to the counter logic 
103 having 14 output lines. These are designated CPl 
through CP14. When the count in counter 102 is one 
(11, a true ( - 6  volt) level is impressed on output line 
CP1, representing the first control pulse as hereinbefore 
defined. Similarly, a true or negative level is impressed 
on each of the output lines to form each of the other 13 
control pulses. 
which is suppliedto the computer as signal 20 on the in- 
terrupt line. Signal 20 is diagrammed in line a of FIG- 
URE 3. 
Thus it is seen that upon the sensing of the s t a t  of 
telemetry, indicated by the positive going leading edge 
of pulse 65 at the R output of flip-flop 60, a true or -6 
volt interrupt line signal is supplied to the computer. The 
function of this signal is to alert the computer that telem- 
etry has begun and that the computer should, as part of 
the general processing be prepared to receive data from 
the unit. As telemetry is sensed, the bit synchronizer 12 
begins to supply a stream of data bits to the data register 
22, as well as, bit pulses. As previously indicated, the bit 
rate in the example herein described is assumed to he 4 4 
kilobits per second (kb./sec.), so that the period of each 
bit pulse is about 227 microseconds. However, it is possi- 
ble that sometimes at the start of telemetry the frequency 
of the bit pulses supplied by the bit synchronizer can be 
much higher than the desired rate, resulting in unwanted 
words being read into the data register 22 and therefrom 
to the computer, to the point where available computer 
storage space is exceeded before any useful data words 
arrive. 
In order to prevent this from occurring, in accordance 
with the teachings of the present invention, a multivi- 
brator 90 is supplied with each hit pulse from synchro- 
nizer 12. In response thereto, the multivibrator 90 pro- 
vides a pulse having a width of 100 microseconds and 
whose minimum off time is 80 microseconds for con- 
tinuous operation. As a result, the maximum rate at which 
the clock may be supplied to the unit is limited to 5 5 
kb./sec. However, when the bit rate of the bit pulses from 
the synchronizer 12 is less than 5.5 kb./sec., which under 
normal conditions is only 4.4 kb./sec., the multivibrator 
90 provides response to each bit pulse a false signal, desig- 
nated 92 of a duration of 100 microseconds. This pulse 
is supplied to one input terminal of each of NAND gates 
93 and 94, the other inputs of which are connected to the 
S output of flip-flop 60. As a result, during the duration 
of each of the pulses from multivibrator 90 both inputs 
of each of NAND gates 93 and 94 are false, therefore 
providing a true or a -6 volt output. 
Thus, under normal conditions, as each bit pulse is re- 
ceived from hit synchronizer 12, a true pulse of a dura- 
tion of 100 microseconds is provided by each of gates 93 
and 94. The true pulses from gate 93 are supplied to the 
hits-per-word counter 25 (FIGURE 2),  so that in re- 
sponse to each data bit, received by register 22, the count 
in the counter 25 is increased by 1. The true pulse from 
gate 94 is supplied, as seen from FIGURE 5, to a gate 
100 which controls the supply of control pulses from the 
500 kc. clock 35 to a 14-count counter 102. The output 
of gate 94 is also supplied to the 14-count counter 102, 
which together with the gate 100 and a counter logic 103 
The first control pulse, i.e. the true level on output line 
CP1 is not utilized at all. This time is used to allow data 
transients to settle. However, the second control pulse 
is utilized by connecting the output line CP2 to the data 
25 register, using the second control pulse to shift the data 
in the register as is done in a conventional shift register. 
Thus, the data supplied to the data register 22 from the 
bit synchronizer (FIGURE 2 )  is advanced or clocked 
into the register by means of the second control pulse 
5o supplied by the counter logic 103. The next 1 1  control 
pulses on lines CP3 through CP13 are supplied to the 
SYNC word compare unit 30, which as seen from FIG- 
URE 5 is connected to each of the bits in the data register 
22, ie.  the unit 30 has 11 inputs connected to the 11 
The basic function of the SYNC word compare unit 
30 is to compare the state of each bit during the period 
of each high frequency control pulse, supplied thereto, 
and determine whether the state of the particular bit 
4o corresponds to that expected thereof in accordance with 
the pre-selected code of the SYNC word. If the state of 
the particular bit compares with the expected state, an 
absence of an error signal is induced in the output line 
105 of unit 30. However, if the binary state of the bit 
does not compare with that expected thereof in accord- 
45 ance with code of the SYNC word, a true error signal 
is supplied via line 105 to a NAND gate 107 which forms 
part of the error counter and SYNC word recognized 
logic 32 (FIGURE 2). That is, during the period con- 
sisting of 11 control pulse intervals, from 0 to a maximum 
50 of 11 error pulses may be induced in line 105, depending 
on the number of bits in the data register, whose binary 
states do not compare with those expected thereof in 
accordance with the code of the SYNC word to be recog- 
nized. The output of NAND gate 107 is connected to an 
55 error counter 110 which in FIGURE 5 is shown com- 
prising of two flip-flops FFl and FF2. The output of each 
flipflop is connected to an error counter logic 112, the 
output of which is connected through an inverter 113 
to the other input of NAND gate 107. The. output of flip- 
60 flops FFl and FF2 are also connected to NAND gates 
114 and 115 respectively. 
The error counter logic 112 is manually controlled so 
that when the count in counter 110 reaches a preselected 
count, the output of error counter logic 112 is a true 
65 level as indioated by the negative leading edge 121, so 
that the output of inverter 113 to the NAND gate 107 
is a false or positive leading edge 122 thereby causing the 
output of 107 to he a true or -6 volt level, irrespective 
of the true error signals supplied thereto via line 105 
70 from unit 30. As a result, the output of 107 continues 
to be a true or -6 volt output which inhibits the supply 
of pulses to counter 110. Thus, the count therein remains 
fixed 
i" 
3,j outputs of the 11 bits (Bl-B11) in the register 22. 
_.. _ -.
As seen from FIGURE 5, the output of error counter 
75 logic 112 is also connected to a SYNC word flip-flop 130. 
9 
Also, the 14th control pulse via the .output line CP14 
of logic 103 is supplied to the same SYNC word flip-flop, 
of the 14th control 
SO that its R output is false as indicated by 131 and its 
S output true, as indicated by 132. When the R output 
of flip-flop 130 is at a false or 0 volt level, it indicates the 
absence of the recognition of a 'SYNC word. 
is supplied to a NAND gate 134 which is 
will be explained hereafter, to supply to th 
a signal indicating the absence of the recognition of a 
SYNC word. 
Reference is again made to  counter 110 and the error 
counter logic 112. Let it be assumed, that it is desired 
to supply the computer with the signal indicating that 
the SYNC word is recognized only when the 11 bits in 
the data register 22 are in binary states which correspond 
to those expected thereof in accordance with the code 
of the SYNC word. In such a case, the error counter logic 
112 is adjusted to block any signals frum being supplied 
to counter 110 through gate 107 once the count in counter 
110 is one, i.e. one more than the expected 0 errors 
assumed. In such a case, if one of the bits in register 22 
does not compare with the expected state thereof, Le. 
the word in the register is not to be assumed as a SYNC 
word, an error signal is supplied via line 105 to 107 
which advances the count in the counter 110 to 1. As 
a result, the output of logic 112 becomes true as indicated 
by numeral 121, blocking by means of inverter 113 sthe 
supply of any additional error signals to be counted in 
counter 110. 
If all the bits in the data register 22 .aFe in binary states 
in accordance with the code of the SYNC wor0, ite. they 
comprise a SYNC word, no error signals are supplied via 
line 105 to gate 107. As a result, after the 13th control 
pulse, the count in counter 110 is 0, resulting in ,a false 
output of logic 112 which in turn allaws i8ip-flop 130. -to 
be reset by CP14 so that its R output is tme. This When 
supplied via gate 134 to the computer indicates the recog- 
nition of a SYNC word in the data register 22. As previ- 
ously stated, if the error count exceeas the predetermined 
limit, a -6 volt level will result on the reset level control 
of FF 438 (sig. 121) thereby preventing (214 from reset- 
ting FF 130. Logic 112 may be 
when a preselected number of e 
via line 10.5 from unit 30, still th 
the bits in register 22 consists df a S 
ticularly desirable under severe signal-to-noise conditians 
when a danger exists'that one or more of .the bits may have 
pulse CP14 are supplied to two inputs of a 'NAND gate 
142, the output of which is connected to one of the set 
10 
supplied to flip-flop 45 and thereby setting it so that the 
lTi 'levdl at the S output thereof on the wor 
true, as indicated by the negative leading 
'lar logic operation occurs when instead of the 0 volt sig- 
nal from unit 25, indicating that the bits-per-word counter 
stores the count of 11, the inputs to OR gate 141 from flip- 
20 flop 130 is false or 0 volts, a situation occurring when a 
'SYNC word has been recognized by unit 30, as being 
s!ore& in the data register 22. 
Thus, the flip-flop 145 is said to provide a true output 
on the word ready line 42 whenever the count in the bits- 
25 per-word counter 25 reaches the count of 11 or when the 
11 bits in the data register 22 are recognized to comprise 
a SYNC word. It should be pointed out, however, that the 
setting of the word ready line 42 to a true level occurs 
during the 14th control pulse, supplied by the counter 
30 logic "93 which enables the NAN'D gate 142. When the S 
output of flip-flop 145 is true, the R output thereof is sst 
to a false or -0 volt level, as indicated by the positive 
leading edge 148, so that the output of unit 17 represent- 
ing zthe interrupt line is true as indicated by the negative 
:;,> leading edge 149. Thus, except during the start of telem- 
etry, when as hereinbefore described in conjunction with 
FIGURES 2 and 4 when the interrupt line only is set to 
true, thereafter each time the word ready flip-flop 145 is 
set to have a true output as indicated by numeral 146, the 
40 interrupt logic unit 17 is also set to have a true output. 
The negative leading edges 146 and 149 on the word ready 
line and the interrupt line respectively (FIGURE 5 ) ,  are 
also designated in lines a and b respectively of FIGURE 3, 
in which numerals 20 and 44 represent true levels or 
45 pulses supplied to the computer from the word forming 
unit .of the present invention. 
As herebefore briefly explained, once the interrupt 
line and the ready line are true, when the computer is 
ready, a word forming unit (WFU) enable pulse 46 is 
50 supplied by the computer to'the control circuit 45, shown 
to indicate that the 
ments therein are supplied to the computer. For example: 
65 
70 
5 by numerals 161 through 171 respectively, gate 161 
75 supplying to the computer the binary state of bit B1 
,3,431.559 
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in the register while gate 171 supplies to the computer the by a true pulse 64 of a duration of 0.22 second. Pulse 
state of bit B11 in the register. 64 is the same as the true output pulse 64 from the S out- 
After the computer has received all the information put of flip-flop 60 as shown in FIGURE 4. Upou re- 
necessary thereto, a disconnect pulse 49 is supplied by ceiving from synchronizer 12 (FIGURE 4) the first bit 
the computer to the control circuit 45. The function of this pulse designated in FIGURE 6 by numeral 201 which 
disconnect pulse is to reset the word ready line to a false 1s provided in coincidence with the first data bit supplied 
level, as well as, stop the reading operation. In response to to data register 22, the multivibrator 90 provides the false 
pulse 49 the controlled circuit as will be explained pulse 92 which is of a duration of 100 microseconds. 
herein after conjunction with FIGURE 7 provides stop When pulse 92 is provided by the multivibrator, the out- 
read pulses hereafter deisgnated as SR1 and SR2 (FIG- put of gate 94 is true providing the true pulse 95 
URE 7). These pulses are supplied to various circuits (FIGURE 4) of the same duration, Le., 100 micro- 
in the unit to reset them for subesquent operations when a seconds. 
second data bit and a corresponding bit pulse are received. The negative level of pulse 95, designated in FIGURE 
It can be seen that SR1 and SR2 will occur only when 6 by numeral 202, which is supplied to gate 100 (FIGURE 
FF 182 is enabled, Le. when gate 191 is opened by a true 15 5 )  and counter 102, opens gate 100 and enables counter 
level from the R of FF 182. This prevents other common 102 to count the high frequency pulses supplied thereto 
disconnects intended for other equipment from resetting from clock 35. The period of this clock is 2 microseconds 
useful information in the WFU. while the actual duration or width of the pulse is only 
As may be seen from FIGURE 7, the word forming 1 microsecond. When the count in counter 102 reaches 
unit (WFU) enable pulse 46 from the computer is 20 14, the gate 100 is closed, inhibiting the counting of addi- 
suplied to a shaping circuit 180 in the control circuit 45. tional pulses therein. The 14 pulses counted by counter 
The output of circuit 180 is a false output pulse 46a 102 are diagrammed in FIGURE 6 and are designated 
which is the same as the input pulse thereto. The output by numerals 211 through 224 respectively. Thus, the true 
of circuit 180 is supplied to the R input of a WFU enable level (202) of 95 enables the supply of the high fre- 
flip-flop 182. When the false pulse 46n is applied to the 25 quency pulses to counter 102. Also at the same time, the 
R input, the set ( S )  output of flip-flop 182 is switched to false pulse 92 from multivibrator 90 results in a true out- 
a false level, as indicated by a positive leading edge 183, put of gate 93 (FIGURE 4) which is counted by the 
while the reset or R output thereof is switched to a true bits-per-word counter 95. The leading edge 202 of pulse 
level, as indicated by numeral 184. The S output is 95 i s  supplied through an inverter to flipflop FF1 of error 
supplied to an inverter 185, so that when the flipflop 30 counter 110 via a line 225 (FIGURE 5 )  to reset the flip- 
182 is reset, the output of inverter 185 is true, as indicated flop to a “0” state. 
by the negative leading edge 186. It is this true level When the count in counter 102 is 1, in response to the 
that is supplied to the various gates to enable the supply first pulse 211, the output on line CPl of logic 103 
of the various signals and states to the computer. Also, the (FIGURE 5) is true. However, this output is not used for 
S output of flip-flop 182 is, connected to the input of a two 35 any control purposes, thereby enabling transients from 
microsecond ( p s )  multivibrator 190 the output of the data transferred to the unit to settle down during the 
which is the drop-in pulse 47 (see FIGURE 3)  which is period of pulse 211. When the count in counter 102 is 2 
supplied to the computer to indicate that the enabling and the output line CP2 is true, it represents a 2nd cou- 
signal 46 has been received therefrom. trol pulse used to shift the data in data register 22 
The R output of fip-flop 182 is supplied to one input 40 (FIGURE 5 ) .  Also the 2nd control pulse is supplied via 
of a NAND gate 191, the other input of which is con- line 226 to reset flip-flop 2 in the error counter 110 (in 
nected to the output of an inverter 192 the input of which case the previous resetting of FFl had caused the setting 
is connected to the computer. When the computer has of FF2). Thus, after the second control pulse the count 
read out all the information necessary from the Unit in the counter 110 is “0”. Control pulses on lines CP3 
and is ready to service other units, the disconnect Pulse 45 through CP13, Le., the next 11 control pulses are wed 
49 (see FIGURE 3)  is supplied by the computer to to sequentially compare the state of each of the 11 bits 
inverter 192. As a result both inputs to NAND gate 191 in the data register 22 with the expected binary state 
are true or -6 volt, resulting in a false output as indicated thereof in accordance with SYNC word code and 
by numeral 194. The output of NAND gate 194 repre- provide an error signal on line 105 (FIGURE 5 )  when- 
sent$ a first stop-read signal, designated SR1. The output 50 ever the state of a particular bit does not correspond with 
of the gate 194 is also supplied to an inverter 193, the the expected state thereof in accordance with the code. 
output of which is true as indicated by numeral 195, to Error counter logic 112 is manually controllable to 
represent a second stop-read signal designated SR2. Thus, control the number of errors which can be tolerated and 
when disconnect pulse 49 is received, circuit 45 provides yet assume that the 11 bits in data register 22 correspond 
a false stop-read signal SR1, and true stop-read .&mal 55 to the SYNC wo 
SRZ. The latter signal is supplied to the S input Of fllP-flOp nition under adv 
182 to set the flip-flop, so that its S output becomes true 14th pulse 224 i 
thereby causing inverter 185 to provide a false Output therein reaches 
which is represented by numeraI 197 in line e O f  FIGURE supplied by logic 103 which closes gate 100, as well as, 
3. This false level closes or blocks all the gates in th! 60 supplies control signals to flip-flop 130 and gate 142, 
unit from supplying the information to the computer until shown in FIGURE 5. 
a subsequent enabling pulse such as 46 is received there- The signal to gate 142 is utilized to enable NAND gate 
from. 142 to set the word ready line 42 to true whenever the 
The teachings of the present invention may be sum- count in the bits-per-word counter 25 reaches 11, or 
marked as follows: Upon receiving a start of telemetry 65 when a SYNC word has been recognized, which is repre- 
indicating pulse from demodulator 10 (FIGURE 41, the sented by the fact that the S output of flip-flop 130 is 
unit of the present invention is enabled by means of flip- false, i.e., 0 volts. Once the word ready line 42 is set to 
flop 60 (FIGURE 4) for a period long enough for all the true, the interrupt line representing the output of the in- 
bits in the particular burst of telemetry to be received. As terrupt logic unit 17 is also set to true, to indicate to 
hereinbefore assumed, each burst comprises of 880 bits, 70 the computer that the unit has gone through the necessary 
supplied at a rate of 4.4 kilobits per second. The unit is operations in response to the last received data bit and 
enabled for a period of at least 2.2 second by means of bit pulse 201, and thereby alert the computer that the 
a timer in the FM demodulator and a pulse from the unit is ready to transmit the following information: the 
multivibrator 62 (FIGURE 4) which enables flip-flop content of data register 22 via NAND gates 161 through 
60 for a period of .22 second represented in FIGURE 6 75 171, the count in error counter 110 represented by the 
3,431,559 
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states in flipflop FF1 and FF2 in the counter via gates computer to place any desired sign 
114 and 115, the indication whether the SYNC word was The parity check performed by the should indicate 
recognized via NAND gate 134, the gates being shown in where the loss of bits occurred. However, to prevent any 
FIGURE 5, the count in the bits-per-word counter 25 loss of data bits from occuring in the event that the 
(FIGURE 2) via NAND gates 231 through 234, an indi- computer is unable to accept the 11 bits in register 22 
cation of end of telemetry (if applicable), a parity check due to servicing other units, register 22 includes a storing 
on each word (not shown) and a data overflow bit (used capacity for an nal bit so that when the computer 
only when the computer answers the WFU one bit period is ready it also s the 1st bit of the previous word 
too late). The states of all these information bits as well which it would normally lose. The count of 1 in the bits- 
as those of several control functions may be brought out per-word counter ,and the absence of a SYNC word recog- 
for visual indication on a lamp panel supplied with the nized indication tells the computer that it waited 1 bit 
unit. period too long before servicing the WFU. 
All this information is transferred to the computer Also the unit includes an additional NAND gate 231 
only after the computer provides a word forming unit (FIGURE 4) the output of which is true when the end 
enable signal 46 (FIGURE 7)  which results in a true 15 of the telemetry burst is reached indicating that the 
output 186 from inverter 185, which enables the various computer can stop expecting data until the next data 
gates through which the information is to be supplied to burst. 
the computer. Referring again to FIGURE 6 ,  at the end There has accordingly been shown and described here- 
of the true pulse 95 of a duration of 100 microseconds, in a novel word forming unit for use with a data bit 
the false level thereof designated by numeral 241 causes 20 receiving system and a computer. It is appreciated that in 
counter 102 to be reset. This input is a DC, not an AC light of the teaching disclosed herein, those familiar with 
reset and requires 0 volts for the reset function. However, the art may make 'modifications without departing from 
the gate 100 remains closed until a subsequent true level the spirit of the invention. Therefore, all such modifica- 
is supplied thereto from NAND gate 94. Since all the tions are deemed to fiall within the scope of the invention 
operations occur within the unit during the time that the 25 as defined in the appended claims. 
14 high frequency clock pulses are supplied by clock What is claimed is: 
35, a period of 28 microseconds, and since the bit pulse 1. In combination with a data receiving sysiem, adapted 
period is 227 microseconds (assuming a bit rate of 4.4 to provide a stream of data bits, a data bit clock pulse 
kilobits per second), after all the data has settled in the associated with each data bit and a control signal of 
unit and the word ready line 42 has been set to true, 30 duration equal to the t h e  requircd to provide said data 
the computer has 200. microseconds during which it can bits, and a computer capable of receiving said data bits 
enable the unit to receive the data therefrom at its con- and arrange said bits into discrete multibit words, a word 
venience. forming unit comarising: 
The computer, upon receiving the data contained in 
the 11 bits of the data register 22, as well as, the count 35 
in the bits-per-word counter and the fact whether the 
SYNC word has been recognized or not, stores this 
information in the appropriate memory thereof. Then 
when a SYNC word is recognized such as the SYNC 
word of message 1 shown in FIGURE 1, depending on 40 
, the count in the bits-per-word counter during such in- 
stance, the computer divides the previously received bits 
from the unit into the various words W12 through W15 
of message 1, Le. the computer divides the preceding bits 
received into discrete groups of 11 bits to form the words 45 
of message 1 which preceded the SYNC word. There are 
approximately five identical messages in 1 data burst, each 
containiqg a SYNC word;. 
For example, let us assume that the stream of bits 
from synchronizer 12 starts with the last 3 bits of W12 50 
of message 1, then it is *appreciated that tlre first 11 bits 
stored in register 22 will be B9, Bl6, B1 of W12 and B1 
through B8 of W13. These will be transferred to the 
computer and stored therein. Then during the next three 
data transfers E9, Bl0, B11 of W13 and B1 through B8 55 
of W14, B9, B10, B11 of W14 and B1 through .BS of 
W15, and B9, B16, B11 of W15 and B1 through BS of 
SW will be transferred to the computer. Up to this point 
the computer cannot divide the bits into correct words. 
However, after the next three bit pulse intervals, Le. after 60 
B9, B10 and B11 of SW are stored in register 22 the 
SYNC word SW will be recognized and the count in 
counter 25 will be 3. Thus, when the SW will be trans- 
ferred to the computer and the count of 3 from 25, it 
indicates to the computer that the first three received bits 65 
belong to one word and thereafter each 11 bit group 
comprises a different word. Consequently the first three 
bits received 'by the computer are assigned to one word 
and the other 33 bits divided into three words such as 
W13, W14 and W15 of message 1. 
Once a SYNC word is detected the bits-per-word 
counter is reset so that thereafter, when the next SYNC 
word such as SW of message 2 is detected the count in 
counter 25 should be 11. Any other count indicates a 
loss of a data bit in message 2 and thereby enables the 75 
70 
A first control stage responsive to said control signal 
for defining a data transmission time interval which 
is at least equal to the t h e  duration of said control 
signal; 
a data register; 
a bits-per-word counter; 
means responsive to each data bit clock pulse during 
said data transmission time interval for advancing 
the count in said bits-per-word counter one count 
per data bit clock pulse, the maximum count in 
said bits-per-word counter being equal to the num- 
ber of bits per word; 
means responsive to each data bit clock pulse for pro- 
viding a fixed sequence of control pulses in response 
thereto; 
means for supplying each of said datz bits to said data 
register, said register being responsive to one of the 
control pulses in said sequence for shifting the data 
bits therein; 
comparing means coupled to said data register and 
responsive to a selected group of said control pulses 
in said sequence for providing error signals as a 
b c t i o n  of the comparisons of the data bits in said 
register with a selected multbit code representing a 
SNYC word; 
error counting means coupled to said comparing means 
and including an error counter for counting up to 
a maximum preselected count said error signals; 
SYNC word recognizing means coupled to said error 
counting means for providing a signal of a first level 
to indicate the presence of a SYNC word in said 
data register when the count in said error counter 
is less than said preselected count, said signal being 
of a second level indicating the absence of a SYNC 
ward in said data register when the count in said error 
counter reaches said preselected number; and 
output means coupled to said data register, the bits- 
per-word counter, the error counter and responsive 
,to an enabling signal from said computer to supply 
said computer with the bits in said data register, 
the counts in said bits-per-word counter and in the 
error counter and the level of the signal from said 
3,431,559 , ,  
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error counting means which indicates the absence register and entering each received data bit therein; 
or presence of a SYNC word in said data register. sixth means associated with said data regizter and 
2. The word forming unit as recited in claim 1 further responsive to a selected group of n control pulses in 
including means providing a ready signal to the com- said sequence for sequentially comparing the binary 
puter when the count in said bits-per-word counter is a state of each data bit in said register with a corre- 
maximum or when the signal from said SYNC word sponding preselectable binary state of said code to 
recognizing means if of said first Ievel, indicating the provide an error signal when the binary state of the 
presence of a SYNC word in said data register. data bit in said regisler differs from the correspond- 
3. The word forming unit as recited in claim 2 wherein ing state in said code; 
the number of bits storable in said data register is greater seventh means coupled to said sixth means for pro- 
than the number of bits in each data word to prevent viding a SYNC-word-recognition signal when the 
the loss of data bits when the computer does not respond number of error signals provided by said sixth means 
to said ready signal before a subsequent data bit and does not exceed a predetermined number x, an ab- 
an associated bit pulse are received by said unit. sence-of-SYNC-record-recognition signal and an 
4. The word forming unit as recited in claim 2 wherein 15 error-indication signal when the number of error 
the number of bits storable in said data register equals signals provided by said seventh means exceeds said 
the number of bits in each data word. number x; 
5. The word forming unit as recited in claim 4 wherein eighth means coupled to said seventh means and said first 
said error counting includes controllable means for con- counter and responsive to the last control pulse of 
trolling the maximum preselected count, said Count being 20 said sequence for providing a word ready signal of 
equal to X+ 1, where X is equal to the maximum allow- said computer when either the count in said first 
able number of errors in a word when compared with counter is n or when said seventh means provides said 
the true SYNC word. SYNC-word-recognition signal; and 
6. The word forming unit as recited in claim means for receiving a unit enabled signal from said 
said means responsive to each data bit clock computer to supply thereto, the data bits in said 
cludes means for generating in response to eac data register, the count in said first counter, and the 
clock pulse a corresponding clock pulse of a selected signal provided by seventh means. 
minimum time duration to limit the rate at which PUlSes 8. The word forming unit as recited in claim 7 wherein 
are supplied to said bits-per-word counter. sequence of control pulses consists of n+3 control pulses 
7. In combination with a system providing a Stream 30 and said data register shifts the data bits therein in re- 
of data bits during each of a sequence of discrete trans- sponse to the second control pulse of said sequence and 
mission intervals, said bits defining date word each Of n wherein said sixth means is responsive to the 3rd through 
bits, said system further providing a bit clock Pulse in &be (n+z)th control pulses for performing the sequential 
conjunction with each bit, each stream of data bits in- comparing therein. 
cluding SYNC words comprising of it bits in selected 35 9. The word forming unit as recited in claim 7 wherein 
binary states defining an n bit binary code, and a corn- said seventh means includes an error counter and con- 
puter adapted to provide enabling and disabling control trollable logic means for controlling the maximum num- 
signals, a word forming unit comprising: ber of error signals countable by said counter, said maxi- 
first means responsive to a signal from said system mum number being x+l,  where x is controllable to zero 
indicating the beginning of a transmission-interval- 40 or an integer less than n, 
defining signal the duration of which is at least 1). m e  word forming unit as recited in claim 9 where- 
equal to said transmission interval during which in sequence of control pulses consists of n+3 control 
said system provides a stream of data bits; pulses and said data register shifts the data bits therein 
in response to the second control pulse of said sequence 
45 and wherein said sixth means is responsive lo the 3rd 
k o u s h  the (n+z)th control pulses for performing the 
sequential comparing therein. 
25 
a shift register of a t  least n+l bits; 
a first counter of ru bits; 
second means responsive to each data bit clock Pulse 
for providing a corresponding data bit control pulse 
of a minimum time duration; 
third means for advancing the count in said first conn- 
ter one connt per data bit control pulse; 
fourth means including a source of pulses for providing 
in response to each data bit control pulse a fixed 
number of control pulses arranged in a sequence; 
fifth means for supplying each of said data bits pro- 
vided by said system to said data register, said regis- 
ter being responsive to one of said control pubes in 
said sequence for shifting the data bits in said data 
60 
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TELEMETRY WORD FORMING UgIT 
The primary object of t h e  i n v e n t i o n  i s  t o  provide  
e l e c t r o n i c  c i r c u i t r y  t o  act  as a b u f f e r - l i k e  u n i t  between a 
t e l e m e t r y  demodulator and a computer i n  order t o  s i m p l i f y  
and reduce some of t h e  tasks  performed by t h e  computer, 
The u n i t  i n c l u d e s  a data register 2 2  (F igu re  2 1 ,  
a bits-per-word co t e r  25 and a SYNC word compare u n i t  30, 
B a s i c a l l y ,  a t  s tar t  of t e l e m e t r y  each data it i s  clacked 
i n t o  reg is te r  22 and t h e  count of 25 increm n ted  by one, 
With each clocked b i t ,  t h e  con ten t  of t h e  r g i s t e r  22 i s  
compared by u n i t  30  wi th  a s p e c i f i c  code comprising a SYNC 
wordo When t h e  count  i n  t he  coun te r  2 5  is a maximum (11 i n  
t o  fad?icate that  data, equa l  t a  a word length,  is ready t o  
be t ransferred thereto,  Also ,  when the con t  n t  of reg is te r  
22 comprises t h e  expected SYNC word . t h e  ready  s i g n a l  i s  
supp l i ed  t o  t he  computer, 
25 a t  such i n s t a n t  is  also supp l i ed  t o  t h e  computer, The 
l a t t e r  count  i s  used by t h e  computer t o  r eo rgan ize  previously 
r e c e i v e d  b i t s  i n t o  discrete words, 
the exmple us d ) ,  a ready signal i s ;  suppl i ed  t o  t h e  computer 
I n  a d d i d o n ,  t h e  count i n  coun te r  
The basic b e n e f i c i a l  r e s u l t  i s  t h e  use  of a buf fe r -  
l i k e  u n i t  capable of r e c e i v i n g  data b i t s ,  t r a n s f e r r i n g  them 
t o  a computer as b locks  of b i t s  and d e t e c t i n g  t he  l o c a t i o n  
of SYNC words i n  a stream o f  b i t s  from which the  computer can 
d i v i d e  t h e  data  b i t s  between SYNC words into discrete! d a t a  
words. Thus t h e  word forming t s k  of t h e  computer i s  g r e a t l y  
s i m p l i f i e d ,  r e s u l t i n g  i n  simpler p r o g r a m i n g  and r e q u i r i n g  
less computer storage c a p a c i t y ,  
